
THAT TIME I HACKED A HARDWARE WALLET AND RECOVERED \$2 MILLION...


THS BATRUE STORY

"I'M REACHING OUT BECAUSE OF AN ISSUE I HAVE WITH MY TREZOR WALLET. In 2017, I BOUGHT SOME CRYPTO AND HAVEN'T TOUCHED THE WALLET SINCE. When I was moving earlier this year, I think that I accidentally Threw out the recovery seed."



Re-enter PII for Trezor
The key lay changed!
A TRE







HARDWARE HACKING

PROGESS


Information Gathering

- Obtain information about the target
- Teardown
 - Product disassembly, component/subsystem ID
- **Buses & Interfaces**
 - Signal monitoring/analysis/emulation/fault injection
- Memory & Firmware
 - Extract/modify/analyze/reprogram code or data
- **Chip-Level**
 - Silicon die modification/data extraction

MICROCONTROLLER SECURITY

- **Protects MCU internal memory, debug interfaces**
- **Vendor-specific implementations**
 - May require fuse/register setting, password, challenge/response **Reduce access (allow subset of functionality)**

 - "Permanently" disable access
- **Configured/checked during chip boot process**







Features

- Core: Arm[®] 32-bit Cortex[®]-M3 CPU (120 max) with Adaptive real-time accelerator Accelerator[™]) allowing 0-wait state exe performance from Flash memory, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhryston
- Memories
 - Up to 1 Mbyte of Flash memory
 - 512 bytes of OTP memory
 - Up to 128 + 4 Kbytes of SRAM
 - Flexible static memory controller that supports Compact Flash, SRAM, PS NOR and NAND memories
- LCD parallel interface, 8080/6800 me
- Clock, reset and supply management
 - From 1.8 to 3.6 V application supply
 - POR, PDR, PVD and BOR
 - 4 to 26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC
 - 32 kHz oscillator for RTC with calibra
 - Internal 32 kHz RC with calibration
- Low-power modes
 - Sleep, Stop and Standby modes
 - V_{BAT} supply for RTC, 20 × 32 bit bac registers, and optional 4 Kbytes back SRAM
- 3 × 12-bit, 0.5 µs ADCs with up to 24 cha and up to 6 MSPS in triple interleaved m
- 2 × 12-bit D/A converters
- General-purpose DMA: 16-stream control with centralized FIFOs and burst suppor
- Up to 17 timers
 - Up to twelve 16-bit and two 32-bit timers, up to 120 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- Debug mode: Serial wire debug (SWD), JTAG, and Cortex[®]-M3 Embedded Trace Macrocell™


STM32F205xx STM32F207xx

Arm[®]-based 32-bit MCU, 150 DMIPs, up to 1 MB Flash/128+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces and camera

Datasheet - production data

20 MHz or (ART ecution , ne 2.1)	LQFP64 (10 × 10 mm) WLCSP64+2 UFBGA176 LQFP100 (14 × 14 mm) WLCSP64+2 UFBGA176 LQFP144 (20 × 20mm) LQFP176 (24 × 24 mm)
at	 Up to 140 I/O ports with interrupt capability: Up to 136 fast I/Os up to 60 MHz
SRAM,	 Up to 138 5 V-tolerant I/Os
nodes	 Up to 15 communication interfaces Up to three I²C interfaces (SMBus/PMBus) Up to four USARTs and two UARTs
/ + I/Os	(7.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control)
c ation	 Up to three SPIs (30 Mbit/s), two with muxed I²S to achieve audio class accuracy via audio PLL or external PLL 2 × CAN interfaces (2.0B Active) SDIO interface
	 Advanced connectivity USB 2.0 full-speed device/host/OTG
ckup kup	 controller with on-chip PHY USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated
nannels mode	 DMA, on-chip full-speed PHY and ULPI 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
roller ort	 8- to 14-bit parallel camera interface (48 Mbyte/s max.)

- CRC calculation unit
- 96-bit unique ID



RDP transition scheme 10


- Level 0
 - Option byte mods are allowed
 - Can transition to Level 1 or Level 2
- Level 1
 - Option byte mods are allowed.
 - Can transition to Level 0 or Level 2
 - Level 0 → Mass erase of user Flash memory, backup regs and SRAM2
- Level 2
 - Option bytes are frozen
 - No transition possible

Permanent state Option changes no longer possible

FAULT INJECTION

- Intentionally cause a fault in the target device
 - System reset/halt
 - **Change in software decision**
 - Skip an instruction
 - Affect branching
 - **Computational fault**
 - Instruction decoding errors
 - Malformed data read/write

FAULT INJECTION




FAULT INJECTION

- **Requires precise tuning to determine ideal glitch parameters**
 - When to glitch?
 - Width of pulse?
 - Target preparation often needed
- Usually triggered by external indicator or cycle counting
 - **Based on a known bus/signal output**
 - May require firmware/code analysis
- Not a persistent attack (need to perform each time)

wallet.fail

Thomas Roth, Dmitry Nedospasov, Josh Datko















cryptotronix



Power consumption after reset (200µs)




cryptotronix

leveldown security





Power domains



cryptotronix

Test firmware





leveldown security






TRALAND ERROR









Dear Joe Grand, Below case has been updated by ST Support.

Case#: 00128918 Subject: Product Information Letter or Silicon Changes Status: Working

Description: <u>www.st.com</u>

Joe

For device revisions on any product, you can check the Errata for these details. They are located in the product 'Documentation' folder.

The Errata for the F2 can be found here: <u>https://www.st.com/resource/en/errata_sheet/dm00027213-stm32f205207xx-and-</u> stm32f215217xx-device-limitations-stmicroelectronics.pdf

STMicroelectronics is aware of the Kracken documents referring to the STM32F2. There was no revision done on the F2 in regards to fault injections.

*** CASE UPDATE NOTIFICATION ***

STM32F2 HAS NOT BEEN FIXED

Yest

In [3

Yay!!!!

terday	11:51	РМ
--------	-------	----

oh shit i did it!

SEGGER J-Link ARM				
	<pre>itch.GlitchController(groups=["succ lay_stats()</pre>			
success co	135			
reset count:	0			
error count:	802			
repeat setti	97.0			
ext_offset s	30982.0			
<pre>39]: 1 g_step = 1 2 gc.set_range("repeat", 12 * freq_multiplier, 14 * 3 #gc.set_range("ext_offset", 3840 * freq_multiplier, 4 gc.set_range("ext_offset", 30950, 31010) # offset 5</pre>				



Delivered

Today 9:17 AM


ERROR:pylink.jlink:STM32: Connecting to CPU via connect under reset failed. a connect under reset failed.

ERROR:pylink.jlink:STM32: Connecting to CPU via connect under reset failed. a connect under reset failed.

ERROR:pylink.jlink:STM32: Connecting to CPU via connect under reset failed. a connect under reset failed.

2021-04-03 23:50:18.548042 Device ID: 0x4BA00477 successes = 1, resets = 0, repeat = 96, ext offset = 30961


ERROR:pylink.jlink:STM32: Connecting to CPU via connect under reset failed. a connect under reset failed.





```
data2hex(storage_uuid, sizeof(storage_uuid), storage_uuid_str);
144
145
        // copy storage
146
        size_t old_storage_size = 0;
147
148
        if (version == 1 || version == 2) {
149
            old_storage_size = 460;
150
        } else
151
        if (version == 3 || version == 4 || version == 5) {
152
            old_storage_size = 1488;
153
        } else
154
        if (version == 6 || version == 7) {
155
            old_storage_size = 1496;
156
        } else
157
        if (version == 8) {
158
            old_storage_size = 1504;
159
160
        }
161
        memset(&storage, 0, sizeof(Storage));
162
        memcpy(&storage, (void *)(FLASH_STORAGE_START + 4 + sizeof(storage_uuid)), old_storage_size);
163
164
        if (version <= 5) {</pre>
165
            // convert PIN failure counter from version 5 format
166
            uint32_t pinctr = storage.has_pin_failed_attempts
167
                 ? storage.pin_failed_attempts : 0;
168
            if (pinctr > 31) ]
169
                 pinctr = 31;
170
            flash_clear_status_flags();
171
            flash_unlock();
172
173
             // erase extra storage sector
            flash_erase_sector(FLASH_META_SECTOR_LAST, FLASH_CR_PROGRAM_X32);
174
            flash_program_word(FLASH_STORAGE_PINAREA, 0xffffffff << pinctr);</pre>
175
            flash_lock();
176
             storage_check_flash_errors();
177
```











SEGERIC-LINK





















GND


GND

THE REAL DEAL





















ibble - Jupyter Notebook × +
ribble.ipynb
JUPYTER Tribble Last Checkpoint: 5 hours ago (unsaved changes)
File Edit View Insert Cell Kernel Widgets Help
ERROR: PYIIIK. JIIIA STRISZ: CONNECCING to CPU VIA
ERROR:pylink.jlink:STM32: Connecting to CPU via
ERROR:pylink.jlink:STM32: Connecting to CPU via
ERROR:pylink.jlink:STM32: Connecting to CPU via
ERROR:pylink.jlink:STM32: Connecting to CPU via
ERROR: pylink, ilink: STM32: Connecting to CPU via
Step 2: Extract RAM Contents
On Trezor One firmware versions <= 1.6.0, the critical metadata (r the contents.
<pre>In [9]: 1 # Close PyLink to give control of Segger bac. 2 jlink.close()</pre>
<pre>In [10]: 1 # Launch OpenOCD to extract RAM 2 # openocd -f interface/jlink.cfg -c "transpo. 3 result = subprocess.run(['openocd', '-f', 'openocd', '-f', ''openocd', '''openocd', '''', '''''''''''''''''''''''''''''</pre>
Open On-Chip Debugger 0.11.0-rc2+dev-00006-gf68ad Licensed under GNU GPL v2 For bug reports, read http://openocd.org/doc/doxygen/bugs.html Info : J-Link V9 compiled Dec 13 2019 11:14:50 Info : Hardware version: 9.30 Info : VTarget = 3.319 V Info : clock speed 1000 kHz Info : SWD DPIDR 0x2ba01477 Info : stm32f2x.cpu: hardware has 6 breakpoints, Error: stm32f2x.cpu clearing lockup after doul Polling target stm32f2x.cpu failed, trying to rea Info : stm32f2x.cpu: hardware has 6 breakpoints, Info : stm32f2x.cpu: hardware has 6 breakpoints,
Info : Listening on port 3333 for gdb connections

		\$ 1	Po (ABP	Ō	U	(
	Logout						
	Trusted Python 3 O						
connect under reset farred.							
connect under reset failed.							
connect under reset failed.							
connect under reset failed.							
connect under reset failed.							
connect under reset failed.							
(recovery seed + PIN) are stored in RAM on power-up. We can now use	OpenOCD to extract						
ck to OS							
	home image CDAM bir						
ort select swd" -f target/stm32f2x.cfg -c "init" -c "c openocd_swd_trezor.cfg'], capture_output=True, text=Tr							
ade529-dirty (2021-02-03-18:32)							
1							
, 4 watchpoints							
uble fault							
eexamine , 4 watchpoints							
3333							
ns							
he extracted binary							
in'], capture_output=True, text=True)							





```
In [11]:
           3 print(result.stdout)
         12514
         jl trezor
         XXXXXXXXX
         F74113D4B4F08319871F9120
         "2:.&
```

Info : stm32f2x.cpu: hardware has 6 breakpoints, 4 watchpoint Info : starting gdb server for stm32f2x.cpu on 3333 Info : Listening on port 3333 for gdb connections

1 # Display any printable ASCII data within the extracted b 2 result = subprocess.run(['strings', 'SRAM.bin'], capture_



General purpose MCU security is not always suitable

- General purpose MCU security is not always suitable
- Fault injection is dependent on many external factors
 - Glitch "quality"
 - Glitch parameters (timing, width)
 - Temperature
 - Manufacturing variances in silicon

ways suitable kternal factors

- General purpose MCU security is not always suitable
- Fault injection is dependent on many external factors
 - Glitch "quality"
 - Glitch parameters (timing, width)
 - Temperature
 - Manufacturing variances in silicon
- When it works, it feels like magic

ways suitable kternal factors

RESOURCES

Trezor

- wallet.fail and chip.fail
- **Kraken Identifies Critical Flaw in Trezor Hardware Wallets**
- **Verifying Code Readout Protection Claims**
- **Shedding too much Light on a Microcontroller's Firmware Protection**
- **Trezor security glitches reveal your private keys!**
- Cracking a \$2 million crypto wallet (The Verge)
- How I hacked a hardware crypto wallet and recovered \$2 million (YouTube) offspec.io

